





# CLOCK CIRCUIT FOR CALCULATOR (LAB 6)




# KEYBOARD DECODER & DEBOUNCER FOR CALCULATOR




# DEMO RAM CIRCUIT FOR WED. CHKPOINT (NOW TORN APART)




# BUS READ CONTROL LINE CHANGE








DISPLAY




CALCULATOR  
 ALU 25-FEB-83






# CALCULATOR - STACK DESIGN



REVISED 23-FEB-83,  
TIMING + LOGIC ERRORS

LOAD TRF, 8  
MCLK, M  
CLR TRF, 1E





LAYOUT FOR  
STATE  
MACHINE

D	C	B	A	Z	Y	X	W	V	U	T	S	R	P	N	M	L	K	J	H	F	E	D	C
.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.
2	2	2	2	2	2	2	1	1	1	1	1	1	1	1	1	1	9	8	7	6	5	4	3
6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0							

CHIP SIDE



# LAYOUT FOR CLOCK & KEYBOARD

