




SWITCHES:

LEFT
SIDE +
RIGHT
SIDE -


Maintenance Panel
Data Display




Maintenance Panel - Control




Maintenance Panel Slave Logic



Bus Arbitration Logic




1K Memory System




System Clock

3-APR-83




Bus Interface for UART (CLOCK)


2-APR-83




UART - RECIEVER 1-APR-83



UART - Transmitter
REV: 2-APR-83





Term Interface Selection Logic




Terminal Bus Control



BACK
WARPS




CPU- Status, Temp and Acc registers




CPU- Bus control logic






CPU- Address and IRH registers



CPU- ALU and Data Mux





CPU-IRL and PC registers

CPU- Register Selection Logic



REGISTER BOARD LAYOUT

